

10-2-00

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
UTILITY PATENT APPLICATION TRANSMITTAL**

09/29/00  
JCS29 U.S. PTO

A

JCS29 U.S. PTO  
09/29/00

ASSISTANT COMMISSIONER OF PATENTS  
Box Patent Application  
Washington, D.C. 20231

Attorney Docket No. 24096.00800  
Prior Application Number:  
Art Unit:  
Examiner:  
PTO Customer Number:

Sir:

Transmitted herewith for filing is a utility patent application of

Lester J. Kozlowski, 212 Golden Fern Court, Simi Valley, CA 93065

William E. Tennant, 1579 Calle Yucca, Thousand Oaks, CA 91320

William A. Kleinhans

for: SELF-ADJUSTING, ADAPTIVE, MINIMAL NOISE INPUT CIRCUIT are the following:

1.  Specification, abstract and claims of 21 pages.
2.  4 sheets of  formal  informal drawings  No drawings.
3.  Declaration (original or copy) by the named inventor(s) - unsigned.
4.  Preliminary Amendment
5.  Information Disclosure Statement
6.  Other: Return Post Card

**NOTE the following:**

7.  Applicant is a small entity. Unsigned Small Entity Statement enclosed – 50% Filing Fee Reduction (if applicable)
8.  The prior application is assigned to
9. This application is a:  
 Continuation  Divisional  Continuation-in-Part (CIP) of Prior Application

Filed:

10.  Priority of the following application(s) is (are) claimed under 35 U.S.C. 119:

Serial No.	Date Filed	Country	<u>Certified Copy of Priority Doc. Filed</u>	
			USSN or PCT#	Date

11.  An Extension of Time is filed concurrently herewith for the parent application.


12.  Cancel claims \_\_\_\_\_ prior to calculation of the filing fee.

**FILING FEE:** calculated below (after accounting for any preliminary amendment or claims cancellations if noted above):

<input checked="" type="checkbox"/>	Total Claims	28	Total Claims Subject to Fees: 8	\$144.00
<input checked="" type="checkbox"/>	Independent Claims	6	Total Claims Subject to Fees: 3	\$234.00
<input type="checkbox"/>	Multiple Dependent Claims			\$
<input checked="" type="checkbox"/>	Basic Filing Fee			\$690.00
<input type="checkbox"/>	Extension Fees			\$
	Sub-Total			\$1068.00
<input type="checkbox"/>	Less Small Entity Fee Reduction			\$
<input type="checkbox"/>	Assignment Recordal Fees			\$
	Total Fees			\$1068.00

- Check(s) no \_\_\_\_\_ in the amount of \$\_\_\_\_\_ is enclosed (must at least cover the basic fee). If no check or an insufficient check is enclosed and a fee is due herewith, the Commissioner is authorized to charge any fee or additional fee due in connection herewith to Deposit Account No. 03-3821, referencing Attorney Docket No. 24096.00800. **A duplicate of this sheet is enclosed.**
- The Commissioner is hereby authorized to charge any additional fees (or credit any overpayment) associated with this communication and which may be required under 37 CFR § 1.16 or 1.17 to Deposit Account No. 03-3821, referencing Attorney Docket No. 24096.00800. **A duplicate copy of this sheet is enclosed.**

Respectfully submitted,



By: Doyle B. Johnson  
Registration No.: 39,240

Date: September 29, 2000

Crosby, Heafey, Roach & May  
P.O. Box 7936  
San Francisco, CA 94120-7936


Certificate of Mailing by "Express Mail"

Express Mail Mailing Label Number: EL588329676US Date of Deposit: September 29, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service By "Express Mail Post Office Addressee" Service under 37 CFR 1.19 on the date indicated Above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231

Doyle B. Johnson

Name of Mailing Individual



Signature of Mailing Individual

PATENT APPLICATION

**SELF-ADJUSTING, ADAPTIVE,  
MINIMAL NOISE INPUT AMPLIFIER  
CIRCUIT**

Inventors: Lester J. Kozlowski

William E. Tennant

William A. Kleinhans

Assignee: Rockwell Technologies, LLC

Crosby Heafey Roach & May  
P.O. Box 7936  
San Francisco, CA 94120-7936  
(415) 543-8700

**SELF-ADJUSTING, ADAPTIVE, MINIMAL  
NOISE INPUT AMPLIFIER CIRCUIT**

**BACKGROUND OF THE INVENTION**

The present application is related to U.S. Patent Application Serial No. \_\_\_\_\_, entitled "HIGH GAIN DETECTOR AMPLIFIER WITH ENHANCED DYNAMIC RANGE FOR SINGLE PHOTON READ-OUT OF PHOTODETECTORS", attorney docket number 24096.00300/00SC003, filed September 29, 2000; and is also related to U.S. Patent Application Serial No. \_\_\_\_\_, entitled "ADAPTIVE AMPLIFIER CIRCUIT WITH ENHANCED DYNAMIC RANGE", attorney docket number 24096.00900/99SC026, filed September 29, 2000; the disclosures of which are herein incorporated by reference.

**1. Field of the Invention**

The present invention relates generally to interface circuits for focal plane arrays (FPAs) and, specifically, to a self-adjusting adaptive amplifier circuit that uniquely provides high charge-handling capacity for optimally coupling IR detectors to multiplexing readouts in high-density staring FPAs.

**2. Description of the Related Art**

Optical sensors transform incident radiant signals in any spectral wavelength region, but most specifically in the near infrared (NIR;  $\lambda=0.8 - 2\mu\text{m}$ ), short wavelength IR (SWIR;  $\lambda=2.0 - 2.5\mu\text{m}$ ), medium wavelength IR (MWIR;  $\lambda=2.5 - 5\mu\text{m}$ ), and long wavelength IR (LWIR;  $\lambda=5 - 30\mu\text{m}$ ) bands into electrical signals that are used for data collection, processing, storage and display, such as real-time video. For high-quality imaging of various scenes without concern for ambient light, the MWIR and LWIR bands are often used interchangeably. However, MWIR infrared detector systems typically require sophisticated signal processing algorithms to

accommodate the large dynamic changes in background information that result from the relatively high contrast and large solar influence of the scene radiation. Detectors operating in the preferred long wavelength infrared (LWIR) spectral band, on the other hand, can attain the same or greater thermal sensitivity with reduced signal processing complexity. This is especially true in the 8 to 12  $\mu\text{m}$  wavelength atmospheric window, which is optimum for imaging many terrestrial scenes. As a result, infrared detection and tracking can be accomplished using smaller, more cost-effective sensors having LWIR focal plane arrays.

Unfortunately, the limited ability of the multiplexing readout circuits creates practical design constraints on LWIR focal plane arrays that in turn severely limit system performance. The result is degradation in signal-to-noise ratio by >10X below the theoretical limit. In the readout portion of a focal plane array, each pixel has a preamplifier to couple the signal from each detector into the respective unit cell. The corresponding readout site must perform several functions that are difficult to simultaneously incorporate in the small amount of "real estate" typically available on such a signal-processing chip. Ideally, each detector/amplifier cell of an FPA should include the following: 1) a detector interface stage that provides low impedance at a uniform operating bias; 2) an integration capacitor with large charge-handling capability; 3) a stage for uniform suppression of the background if integration capacity is inadequate; 4) facility for low-power multiplexing and reset; 5) an output buffer capable of driving the bus line capacitance for subsequent multiplexing of the electrical signal at video rates; and 6) a sufficiently large transimpedance to enable sensor-limited rather than camera-noise-limited performance; i.e., the output-referred noise level of the shot noise at the lowest background must be easily measurable by conventional camera electronics. Note that any focal plane array (not just an LWIR

array, but for instance a high operating temperature MWIR array) whose operation generates large amounts of charge to be integrated in the input cell will suffer from these multiplexer limitations even beyond the natural limits of the detector inputs.

Staring LWIR FPAs in formats up to 1024 by 1024 have now been demonstrated in the prior art. However, these LWIR devices are typically coupled to conventional MWIR readout circuits, which have several deficiencies that compromise system performance. The limited charge-handling capacity, for example, supports camera sensitivity no better than that achieved by a typical MWIR FPA. This obviates a key benefit of operation in the LWIR spectral band. Moreover, prior art devices limit capability for reducing pixel pitch and increasing pixel density. If the pixel pitch and detector/amplifier cell real estate are reduced in prior art devices, the performance limitations are further exacerbated.

Given the current photolithographic state-of-the-art and the limited chip area, there is insufficient detector/amplifier cell real estate to integrate even the most important features including the ability to directly handle all the charge that can be generated during the full frame time. Nevertheless, because small cells are necessary for FPAs with high pixel counts that can be used with compact optics, the readout circuit must be integrated in as little chip real estate as possible. Thus, there is a need for a compact amplifier having characteristics that are better optimized for use in staring LWIR FPAs.

U.S. Patent No. 5,128,534 teaches the technique of biasing a capacitor with a variable voltage source to increase the amount of charge that can be effectively integrated on an integrating capacitor (of the typical size that can readily fit into a standard unit cell). This improves the signal-to-noise ratio of the focal plane array by clipping excess signal. The enhancement in capacity is a trade-off for a nonlinear

dynamic range; this non-linearity is not optimum for LWIR imaging since the signal of interest is a small fraction of the background radiation.

U.S. Patent No. 5,055,667 and U.S. Patent No. RE34,802 also disclose nonlinear techniques for visible CCD imagers. These methods control the dynamic range of a CCD in a manner somewhat analogous to U.S. 5,128,534 by providing a sink region to dispose of excess charge from the photogate region by clipping any signal above the potential set by a control gate where the potential can be similarly modulated during the exposure period. Such predetermined fluctuation can facilitate various transfer functions including logarithmic behavior. Such characteristics are not optimum for LWIR imaging.

U.S. Patent No. 5,382,977 proposes an alternative that effectively enhances the linear charge-handling capacity via electronic scanning. Since the total charges accumulated during a typical frame time ( $1/60^{\text{th}}$  second) can exceed  $10^{10}$  carriers while the typical integration capacitor can only handle on the order of mid- $10^7$  carriers, this method accepts the  $\sim 100X$  disparity between the two to extend the linear capacity to approximately  $10^9$  carriers. Unfortunately, all the available charges for each frame time are not used so maximum sensitivity is impossible. The inefficiency translates to a proportional reduction in the effective quantum efficiency of the imaging sensor.

U.S. Patent No. 5,146,302 again teaches skimming in a CCD to enhance the linear charge-handling capacity. To improve efficacy, a sampling circuit comprising a tandem input is used to generate a prescribed skimming voltage. However, the non-uniformity in threshold voltages between the input gates of the main input and the sampling input sets a limit on the amount of charge that can be skimmed. This limit is typically no more than 3 times the instantaneous charge-handling capacity. The linear

capacity is thus effectively increased to the order of  $10^8$  carriers. A further improvement of two orders of magnitude is still needed.

Finally, U.S. Patent No. 6,064,431 discloses a circuit for skimming to linearly enhance the effective charge-handling capacity. This circuit, shown in Figure 1, provides automatic control of the skimming charges to be transferred. Here the capability for predetermined sinking of excess signal, as taught by U.S. patents '534, '667 and '802 noted above, is combined with conventional skimming, as taught by the '302 patent, to further enhance the effective charge-handling capacity. In principle, the 2X to 3X enhancement of '302 patent can be enhanced to yield several orders of magnitude enhancement in charge-handling capacity. Unfortunately, the improvement is again non-linear and thus not optimum for infrared applications.

#### SUMMARY OF THE INVENTION

In general, the present invention provides a self-adjusting adaptive input circuit with minimal excess noise and a linear charge-handling capacity exceeding  $10^9$  electrons to enable high-quality imaging at long wavelength infrared backgrounds and video frame rates. The invention supports various types of photovoltaic and photoconductive detectors, and largely reduces the fixed pattern noise relative to the prior art. The self-adjusting adaptive minimal noise input (SAAMI) amplifier circuit comprises either impedance-buffered or direct injection detector interface with self-nulling skimming of the background signal and self-adapting offset suppression. An integration capacitor stores a charge produced from a photodetector. A self-adjusting current source skims a portion of this charge so that the integration capacitor stores only the difference between the charge generated and the charge skimmed. The gate

voltage of a skimming transistor is set via a programming transistor in order to set the skim level of the current source.

The net result is LWIR FPA sensitivity commensurate with a charge-handling capacity of  $10^9$  carriers and about 8 bits of dynamic range. In the LWIR context, the noise equivalent temperature difference that can be achieved is of the order of 0.003K, which is an order of magnitude better than is typically achieved. The front-end provides very uniform skimming at a minor cost in shot noise and a relative reduction in read noise.

The present solution can be integrated into the small pixel sizes normally used to amplify the infrared signal for subsequent processing or display. The resulting video has large margin over the background noise of the camera electronics.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

Figure 1 is a schematic diagram of a prior art technique for enhancing dynamic range as shown in U.S. Patent No. 6,064,431;

Figure 2 is a schematic diagram of a first embodiment of a self-adjusting adaptive amplifier with minimal noise input according to the present invention;

Figure 3 is a schematic diagram of an embodiment of a self-adjusting adaptive amplifier with minimal noise input and impedance-buffered interface to the photodetector; and

Figure 4 is a schematic diagram of an alternative embodiment of the self-adjusting adaptive amplifier with minimal noise input and high accuracy for programming the skimming current.

#### **DETAILED DESCRIPTION OF THE INVENTION**

The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventor for carrying out the invention. Various modifications, however, will remain readily apparent to those skilled in the art, since the basic principles of the present invention have been defined herein specifically to provide to a self-adjusting adaptive amplifier circuit that uniquely provides high charge-handling capacity for optimally coupling IR (or other high-current generating) detectors to multiplexing readouts in high-density staring FPAs. Any and all such modifications, equivalents and alternatives are intended to fall within the spirit and scope of the present invention.

The present invention provides a high-performance detector amplifier to optimally read out the signal from each pixel of an infrared focal plane array. According to the various embodiments of the present invention, one benefit is the simultaneous achievement of high sensitivity with video dynamic range of about 8 bits. A second benefit is an output signal that is rich with signal content rather than parasitic non-uniformities. The usable dynamic range of most high-performance thermal imagers is limited by the fixed pattern noise stemming from offset variations generated by the detector and amplifier. A third benefit is the flexibility to independently reprogram each pixel in order to pursue alternative algorithms for non-uniformity compensation, such as scene-based techniques for detecting fast-moving objects.

A first embodiment of the present invention is shown in Figure 2. The amplifier circuit 2 comprises a detector PD1 that is directly coupled to the source of an input transistor Q20. The gate of Q20 is adjusted to set the detector bias and the source of Q20 is modulated by the photo-generated signal from PD1. Minority carriers are injected into an integration capacitor  $C_{int}$  where they are accumulated for subsequent readout. This integration capacitor can be reset by a transistor Q21B to an initial voltage  $V_{store}$  that may even be a large external voltage as taught by U.S. Patent No. 6,064,431, noted above, or it may be generated on chip. Alternately, other variants can have the integration capacitor tied to a common level or ground.

To enhance the effective integration capacity, the integration capacitor  $C_{int}$  is connected to a self-adjusting current source comprising transistor Q21 (preferably cascoded with transistor Q21A to prevent undesirable parasitic coupling from  $C_{int}$  to the gate of Q21), a programming capacitor  $C_{program}$ , a programming transistor Q22 (preferably coupled through a small kTC-noise-lowering capacitor  $C_{lkTC}$ ), and a trim capacitor  $C_{trim}$ . The self-nulling current source provided by transistor Q21 and Q21A produces a current sink that drains or "skims" a set level of current from the current being integrated on  $C_{int}$ . The gate voltage of Q21 is programmed by applying an enabling  $\Phi_{auto}$  pulse to the gate of Q22 to create a replicating current in Q21. As the current from Q20 accumulates charge on  $C_{int}$ , the voltage on  $C_{program}$  and  $C_{trim}$  (being fractionally coupled to the  $C_{int}$  voltage by  $C_{lkTC}$ ) increases, raising the current through Q21, and reducing the rate at which the charge accumulates on  $C_{int}$ . The gate voltage rises until the current through Q21 equals the current entering through Q20, causing the charge build-up on  $C_{int}$ ,  $C_{program}$ , and  $C_{trim}$  to cease.

To establish this near optimal bias condition on the gate of Q21, the programming gate voltage is self-adjusted by closing the programming switch.

Closing this switch places kTC noise on the effective capacitance of the series of  $C_{lkTC}$  and  $C_{program} + C_{trim}$ , but the fraction of this noise that actually resides on the gate of Q21 is reduced by the ratio  $[C_{lkTC}/(C_{program} + C_{trim})]^{1/2}$  from what it would be in the absence of  $C_{lkTC}$ . Also, the feedback of Q21 minimizes kTC noise on its gate as it is turned on.

Fine-tuning of the voltage stored on each programming gate is provided by applying a trimming signal,  $V_{trim}$ , to the  $C_{trim}$  capacitor.  $V_{trim}$  is adjusted to produce a slight residual current for integration on  $C_{int}$ . The capacitive divider formed by the ratio of  $C_{trim}$  to  $C_{program}$  optimally reduces the sensitivity to  $V_{trim}$  and allows small changes to be made to the programming value using relatively large voltages.

The voltage on each  $C_{program}$  of the FPA can also be externally set via Q23 by applying a voltage at  $V_{ext}$ . The process of programming the entire FPA results in the application of a waveform to either  $V_{trim}$  or  $V_{ext}$  via, for example, a DAC with 4 to 12 bit resolution, depending on the desired voltage range. Note that selecting on a pixel-by-pixel basis whether or not to re-set the node to an external voltage, provides another approach to reducing the effects of kTC noise in the external programming mode. In this case, only those nodes are re-set which have outputs that, due to kTC noise, fall outside an acceptably uniform range. Clearly this process is cumbersome, but for some applications it can provide an extra degree of uniformity in the external programming mode.

For ease of reference, we define the Core Adaptive Skimming Circuit (CASC) 3 as the portion of the circuit 2 in Figure 2 consisting of  $C_{int}$ ,  $C_{program}$ ,  $C_{trim}$ ,  $C_{lkTC}$ , Q21, Q21A, Q21B, Q22 and Q23 along with all bias leads, ground leads and interconnects, as indicated by the dashed region in the figure. The CASC 3 may be

adapted to many circuit variants, such as those described in the related cases noted above.

A source follower transistor Q24 may be used to buffer the signal and an access transistor Q25 supplies the signal to the bus. This allows integration of small amounts of charge to be transmitted off chip without the gain reduction caused by the sharing of charge between the integration capacitor and the bus. Also, a common current source CS1 may be connected to the bus and shared by all the pixels on the bus.

Once the skimming level is set, the value can be used for many frames to subtract the prescribed amount of charge. On the other hand, the circuit can be used for frame-to-frame subtraction by resetting the circuit at the beginning of each frame.

Each FPA is comprised of an array of such pixels. The maximum FPA output voltage swing will be limited by the range of charges integrated in the various pixels. The maximum total swing can be directly expressed as:

$$V_{MAXOUT} = 5 \frac{\Delta Q_{int}}{C_{int}}$$

where  $5\Delta Q_{int}$  is the total range (for 99% of the pixels) of residual integrated charge after skimming. Further,

$$\Delta Q_{int} = t_{int} \Delta \left\{ I \left( 1 - e^{\frac{-V_{skim}}{V_T}} \right) \right\}$$

where  $t_{int}$  is the integration time,  $I$  is the photodiode current,  $V_{skim}$  is the gate voltage on the skimming FET Q21 (above threshold),  $V_T$  is the thermal voltage and  $\Delta$  represents variation. The variation in the net integrated current simplifies to:

$$\begin{aligned}\Delta \left\{ I \left( 1 - e^{-\frac{V_{skim}}{V_T}} \right) \right\} &= \left\{ \Delta I \left( 1 - e^{-\frac{V_{skim}}{V_T}} \right)^2 + \left( I \frac{\Delta V_{skim}}{V_T} \right)^2 \right\}^{1/2} \\ &= \left\{ \Delta I \left( \frac{V_{skim}}{V_T} \right)^2 + \left( I \frac{\Delta V_{skim}}{V_T} \right)^2 \right\}^{1/2}\end{aligned}$$

because the first term that would otherwise appear in braces is eliminated by the adaptive circuit. The variation in the skim voltage in the preceding expression is:

$$\Delta V_{skim} = \left[ \frac{kTC_{lkTC}}{(C_{program} + C_{trim})^2} + 2q \frac{It_{skim,int} C_{lkTC}^2}{C_{skim,int}^2 (C_{program} + C_{trim})^2} \right]^{1/2}$$

The first term in the braces is the programming error due to kTC noise and may be further reduced by a feedback-enhanced technique known as tapered reset, as disclosed in U.S. Patent Application Serial Number 09/057,423, (assignee docket number 97SC087), entitled "COMPACT LOW-NOISE ACTIVE PIXEL SENSOR WITH PROGRESSIVE ROW RESET" filed on April 8, 1998, the disclosure of which is herein incorporated by reference. The second term is shot noise due to the charging currents in the reset procedure. The term  $t_{skim,int}$  is the time used to integrate the charge to establish the skim voltage on the skim transistor. The term  $C_{skim,int}$  is the amalgamated capacitor on which this charge is integrated and on which the skim voltage is established prior to isolating the skim FET. It is clear that it helps to make  $C_{skim,int}$  as large as possible to achieve the smallest error in the programming voltage,  $V_{skim}$ . However, the kTC isolation capacitor  $C_{lkTC}$  also reduces this noise substantially. Proper setting of the intial voltage conditions can allow  $It_{skim,int}$  to approach the maximum integrable charge on  $C_{int}$ . If we assume this is  $10^7$  charges and we wish to integrate  $10^9$  charges (99%), we need to be sure that  $\Delta V_{skim}$  is less than

0.2% of the thermal voltage, or about  $14\mu\text{V}$  at 80K. We can illustrate the significance of these terms by assuming reasonable capacitance values for a small ( $\sim 313\mu\text{m}^2$ ) unit cell. Taking  $C_{\text{int}} = 750\text{fF}$ ,  $C_{\text{program}} = 100\text{fF}$  and  $C_{\text{trim}}$  and  $C_{\text{kTC}}$  both =  $10\text{fF}$ , the right hand term would give  $87\mu\text{V}$ —a bit large for the target skim fraction. The left hand term would give  $30\mu\text{V}$ . Optimizing the cell (within current design rules) by sizing  $C_{\text{program}}+C_{\text{trim}}=C_{\text{int}}$  and making  $C_{\text{kTC}}$  as small as possible in current design rules we would have  $C_{\text{int}}=430\text{fF}$  and  $C_{\text{kTC}}=5\text{fF}$  with the result that the kTC noise is only  $5.5\mu\text{V}$  and the shot noise is  $19.3\mu\text{V}$ , very near the desired target.

Since  $C_{\text{skim,int}}$  is the parallel combination of all the capacitances, it can be readily increased outside of the pixel by adding capacitance,  $C_{\text{ext}}$ , to boost the basic value from  $C_{\text{skim,int}} = C_{\text{int}} + \left(C_{\text{kTC}}^{-1} + (C_{\text{program}} + C_{\text{trim}})^{-1}\right)^{-1}$ . The embodiment of the present invention shown in Figure 3 allows  $C_{\text{ext}}$  to be added through a vertical (or column) bus. This capacitance,  $C_{\text{ext}}$ , is limited only by practical considerations. A  $C_{\text{ext}}$  of only approximately  $1\text{ pF}$  is needed to allow 99% skim on 99% of the pixels to boost the effective charge handling capacity by 100 times. This large  $C_{\text{skim,int}}$  value somewhat slows the resetting procedure, but reduces the shot noise error on the reset in rough proportion to the square root of the slowing. The source follower (Q24 Figure 1) at the output of the amplifier 4 has been removed in a simplified illustration to better show the addition of the external capacitor  $C_{\text{ext}}$ , but it can be inserted as before as long as there is a switch to connect the output line of Q20 to the large external capacitor during charging. Such an optional change is familiar to those skilled in the art, and is often made depending on the size of the array and the concomitant charge-sharing that can occur between  $C_{\text{int}}$ , the capacitance of the signal capacitance and the required video swing.

Since the best programming accuracy is achieved by using the largest possible  $C_{\text{program}}$ , this capacitor is best provided by using a MOS capacitor in the substrate. Minimizing the drift of the programming voltage stored on such a capacitor requires that the capacitor be electrically and optically shielded from the switching transistors in the pixel. As a transistor is switched, a fraction of the hot carriers in the channel luminesce. Such photoluminescence injects light into the oxide and the silicon substrate. The upward light must be blocked by the overlying metal layers when the pixel is layed out. The light injected into the substrate must be blocked by surrounding n-well regions that are reverse-biased to deep depletion to collect the stray light. Otherwise, the programming capacitor will discharge and cause the skimming current to gradually drift from the optimum value.

The key aspects of the present self-adjusting adaptive input with minimal noise circuit are applicable to other types of circuits used for interfacing infrared detectors. For example, Figure 4 is a schematic circuit of an alternative embodiment for use with lower impedance detectors PD2, such as those fabricated in the HgCdTe ternary system for operation at cutoff wavelengths beyond 12 $\mu\text{m}$  at operating temperatures above 60K. The negative feedback provided by amplifier 500 enhances the injection efficiency of detector current into the integration capacitor by decreasing the input impedance of source-modulated transistor Q520. The inverting amplifier can be of many types known to those of ordinary skill in the art, such as a basic CMOS inverter, a basic differential amplifier, or a folded cascode differential amplifier, among others. Regardless, the amplifier will also luminesce and must be optically shielded from the programming capacitor for proper operation of the skimming adjunct.

Those skilled in the art will appreciate that various adaptations and modifications of the just-described preferred embodiments can be configured without

departing from the scope and spirit of the invention. Therefore, it is to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described herein.

## CLAIMS

*What is claimed is:*

- 1        1. A photodetector amplifier circuit comprising:
  - 2              a photodetector;
  - 3              an input transistor connected to the photodetector;
  - 4              an integration capacitor connected to an output of the input transistor;
  - 5        and
    - 6              an adaptive skimming circuit connected to the integration capacitor.
- 1        2. The circuit of Claim 1, wherein the adaptive skimming circuit comprises:
  - 2              a current source transistor;
  - 3              a programming capacitor connected to the current source transistor;
  - 4        and
    - 5              a programming transistor connected to the current source transistor and
    - 6        the programming capacitor.
- 1        3. The circuit of Claim 2, wherein the adaptive skimming circuit further
  - 2        comprises:
    - 3              a cascode transistor connected to the current source transistor and the
    - 4        input transistor; and
      - 5              a reset transistor connected to the input transistor.
- 1        4. The circuit of Claim 3, wherein the adaptive skimming circuit comprises a
  - 2        kTC-noise reducing capacitor connected between the programming transistor and the
  - 3        programming capacitor.
- 1        5. The circuit of Claim 4, wherein the adaptive skimming circuit further
  - 2        comprises a trim capacitor connected to the current source transistor, the
  - 3        programming capacitor, and the programming transistor.

1        6. The circuit of Claim 5, further comprising an external voltage transistor  
2 connected to the programming transistor.

1        7. The circuit of Claim 6, further comprising a source follower transistor  
2 connected to the output of the input transistor.

1        8. The circuit of Claim 6, further comprising an access transistor connected  
2 between the input transistor and a bus.

1        9. The circuit of Claim 8, further comprising an external capacitor connected  
2 to the bus.

1        10. The circuit of Claim 5, further comprising a negative feedback amplifier  
2 connected between the photodetector and the input transistor, wherein the  
3 photodetector is a low impedance detector.

1        11. A pixel cell comprising:

2              an input transistor;

3              a photodetector coupled to the source of the input transistor;

4              an integration capacitor for storing a charge proportional to an amount  
5 of incident light on the photodetector; and

6              an adaptive skimming circuit comprising:

7                  a current source transistor connected across the integration  
8 capacitor;

9                  a cascode transistor connected to the current source transistor  
10 and the input transistor;

11                  a reset transistor connected to the input transistor;

12                  a programming capacitor connected to the current source  
13 transistor; and

```
14           a programming transistor connected to the current source  
15   transistor;
```

16 wherein a current source provided by the current source transistor sinks a set  
17 level of current during integration of a charge on the integration capacitor.

1           12. The pixel cell of Claim 11, wherein the adaptive skimming circuit further  
2           comprises a trim capacitor.

1           13. The pixel cell of Claim 12, wherein the adaptive skimming circuit further  
2           comprises a kTC-noise reducing capacitor connected between the programming  
3           transistor and the programming capacitor.

1            14. The pixel cell of Claim 13, further comprising an external voltage  
2            transistor connected to the programming transistor.

1            15. The pixel cell of Claim 14, further comprising a source follower transistor  
2 connected to the output of the input transistor.

1            16. The pixel cell of Claim 14, further comprising an access transistor  
2 connected between the input transistor and a bus.

1            17. The pixel cell of Claim 16, further comprising an external capacitor  
2 connected to the bus.

18. The pixel cell of Claim 14, further comprising a negative feedback

3 photodetector is a low impedance detector.

1            19. A focal plane array (FPA) having a plurality of pixel cells, each pixel cell  
2       comprising:

3 an input transistor;

4 a photodetector coupled to the source of the input transistor;

5                         an integration capacitor for storing a charge proportional to an amount  
6     of incident light on the photodetector; and  
7                         an adaptive skimming circuit comprising:  
8                                 a current source transistor connected across the integration  
9     capacitor;  
10                         a cascode transistor connected to the current source transistor  
11     and the input transistor;  
12                         a reset transistor connected to the input transistor;  
13                         a programming capacitor connected to the current source  
14     transistor;  
15                         a programming transistor connected to the current source  
16     transistor;  
17                         a trim capacitor connected to the programming transistor; and  
18                         a kTC-noise reducing capacitor connected between the  
19     programming transistor and the programming capacitor;  
20                         wherein a current source provided by the current source transistor skims off  
21     current during integration on the integration capacitor.

1                         20. A method for skimming current in an amplifier circuit, the method  
2     comprising:  
3                         generating a signal proportional to an amount of light incident on a  
4     photodetector;  
5                         producing a sink current; and  
6                         reading out a signal that is proportional to the difference between the  
7     generated signal and the sink current.

1                         21. The method of Claim 20, wherein producing a sink current comprises:

- 2 setting a gate voltage of a skimming transistor by applying an enabling
- 3 pulse to a programming transistor that produces a replicating current in the skimming
- 4 transistor; and
- 5 applying a trimming voltage to a trimming capacitor.

1            22. The method of Claim 20, wherein further comprising storing the generated  
2            current into a capacitor, and reading out the signal from the capacitor, such that the  
3            sink current sinks a set level of a signal read out from the capacitor.

1           23. An amplifier circuit for coupling infrared (IR) detectors to multiplexing  
2         readouts, the circuit comprising:

- 3 detector means for converting incident light to an input electric signal;
- 4 signal input means for transferring the input electric signal from the
- 5 detector means;
- 6 storage means for storing a charge from the detector; and
- 7 skimming means for skimming off a predetermined level of the input
- 8 electrical signal;

9                   wherein the skimming means produces a sink current to skim off a  
10 signal read out from the storage means.

- 1        24. An amplifier circuit for coupling infrared (IR) detectors to multiplexing
- 2        readouts, the circuit comprising:
  - 3                an input transistor;
  - 4                a detector coupled to a source of the input transistor;
  - 5                a current source transistor having a drain connected to a drain of the
  - 6                input transistor;
  - 7                an integration capacitor connected between the drain and a source of
  - 8                the current source transistor;

9                   a programming capacitor connected between a gate and the source of  
10          the current source transistor;  
  
11                   a programming transistor having a drain connected to the drain of the  
12          current source transistor, and a source connected to the source of the current source  
13          transistor;  
  
14                   a trim capacitor connected to the source of the programming transistor  
15          and the gate of the current source transistor;  
  
16                   a kTC-noise reducing capacitor connected between the source of the  
17          programming transistor and the gate of the current source transistor.

1       25. The circuit of Claim 24, further comprising:

2                   a reset transistor having a drain connected to the drain of the input  
3          transistor; and  
  
4                   a cascode transistor having a drain connected to the drain of the input  
5          transistor, and a source connected to a drain of the current source transistor.

1       26. The circuit of Claim 25, further comprising an external voltage transistor  
2          having a drain connected to the source of the programming transistor, and a source  
3          connected to an external voltage.

1       27. The circuit of Claim 26, further comprising a source follower transistor  
2          having a source connected to the drain of the input transistor.

1       28. The circuit of Claim 27, wherein the integration capacitor and the  
2          programming capacitor are formed from MOSFETs.

## ABSTRACT

A self-adjusting adaptive input circuit with minimal excess noise and a linear charge-handling capacity exceeding  $10^9$  electrons to enable high-quality imaging at long wavelength infrared backgrounds and video frame rates is disclosed. An integration capacitor stores a charge produced from a photodetector. A self-adjusting current source skims a current during integration on the integration capacitor. The gate voltage of a skimming transistor is set via a programming transistor in order to set the skim level.




FIGURE 1  
(prior art)




Figure 2




Figure 2




Figure 4

**COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**SELF-ADJUSTING, ADAPTIVE, MINIMAL NOISE INPUT AMPLIFIER CIRCUIT**

for which application for Letters Patent of the United States of America is filed herewith.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	<u>Priority Claimed</u>
------------------------------	-------------------------

<u>Yes</u>	<u>No</u>
------------	-----------

Number	Country	Day/Month/Year Filed
--------	---------	----------------------

Number	Country	Day/Month/Year Filed
--------	---------	----------------------

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) below.

Application Number	Filing Date
--------------------	-------------

Application Number	Filing Date
--------------------	-------------

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application Number	Filing Date	Status: Patented, Pending, Abandoned
--------------------	-------------	--------------------------------------

Application Number	Filing Date	Status: Patented, Pending, Abandoned
--------------------	-------------	--------------------------------------

I HEREBY APPOINT THE FOLLOWING AS MY ATTORNEYS WITH FULL POWER OF SUBSTITUTION TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT OFFICE CONNECTED THEREWITH:

<u>Attorney</u>	<u>Reg. No.</u>
Adam H. Tachner	40,343
John W. Carpenter	39,129
J. William Wigert	24,582
Nathan P. Koenig	38,210
Doyle B. Johnson	39,240
Malcolm B. Wittenberg	27,028

Send correspondence to:

Doyle B. Johnson  
CROSBY, HEAFETY, ROACH & MAY  
P.O. Box 7936  
San Francisco, CA 94120-7936  
DID Ph.: 415-659-5969  
Ph.: 415-543-8700  
Fax: 415-391-8269

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: Lester J. Kozlowski

Inventor's signature \_\_\_\_\_

Date: \_\_\_\_\_, 2000

Residence: 212 Golden Fern Court, Simi Valley, CA 93065

Citizenship: U.S.A.

Post Office Address: 212 Golden Fern Court, Simi Valley, CA 93065

Full name of second joint inventor, if any: William E. Tennant

Inventor's signature \_\_\_\_\_

Date: \_\_\_\_\_, 2000

Residence: 1579 Calle Yucca, Thousand Oaks, CA 91320

Citizenship: U.S.A.

Post Office Address: 1579 Calle Yucca, Thousand Oaks, CA 91320

Full name of third joint inventor, if any: William A. Kleinhans

Inventor's signature \_\_\_\_\_

Date: \_\_\_\_\_, 2000

Residence:

Citizenship:

Post Office Address: